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SECTION I 
SNTRODUCTION 
A. PROGRAM OBJECTIVE 
The object of this program is to determine through basic research 
and development, the extent, if any, that micro-miniaturization can be 
adapted to the next generation space vehicle program. The particular sub- 
eystem chosen as the basis for this etudy, is-the Saturn Switch Selector 
(Mod 1). The goal of this program is a micro-miniaturized version of the 
Switch Selector to obtain, in the order of importance as listed, (1) higher 
reliability, (2) longer operating life, and (3)  eavinge in opace and weight. 
The reliability desired, bared upon a 100 hsur orbital mission is 0.999. 
B. SCOPE OF WORK - PHASE XI 
Breadboard Evaluation and Package Design 
Utiliaing the Switch Selector circuit design generated in Phase I, 
a breadboard capable of demonetrating design practicality and operational 
reliability was fabricated and tested. An interconnecting technique and 
I 
I 
1 
I 
I 
II 
I 
I 
I 
SYSTEMS I W A G E M E N T  & ENGINEERING DEPT. 
Fairchild Space and Defense Systems 
A Divisioii of FaircLilcl Caiiiera 8i Instrument Corp. 
c 
Report No. SME-AK-8 
12  March 1965 
Page 2 of 45 
. 
package design was then prepared baaed upon the installation requirements 
of the  existing Mod.1 Switch Selector System. 
A breadboard, containing the control logic circuitry, magnetic core 
input register, steady state register and three representative decode and 
output channels, was fabricated. Tests were conducted over the extremes 
of temperature and supply voltage profiles. The results of the breadboard 
evaluation task are diecusrsed in Section II of this report. 
A complete packaging design has been generated, containing the 
finalhod syrtem circuitry developed through Ph.ee I and the Phase XI 
breadboard analysis. 
niques utilized are discussed in Section III. 
The overall packaging concept and the specific tech- 
The report concludes with Section IV ,  a comprehensive reliability 
analysie of the finalized system. 
i 
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SECTION 11 
BREADBOARD EVALUATXON 
A. CONTROL REGISTER 
The Phase I design study, selected as the key elementta in the solid 
state redesign version of the latching relay register, multi-aperture m a g -  
netic cores. 
given in the Phase I Report together with the proposed circuit configuration 
of the Control Register, shown here in Figure 1. 
A detailed description of the operation of these devices was 
The initial effort in the evaluation of the applicability d multi- 
aperture corea waa devoted to an invsetigrtien of available devices capable 
of operating over the required temperature range of -55'C to t125'C. The 
following suppliers of multi-aperture core devices were considered: 
( i j  hdiana General Corp.,  Elect. Div. , Keaaby, New Jersey 
(2) Ferroxcube Corp. , Saugertees, Mew York 
(3) RCA Semiconductor & Materials Div., Needham Heights, 
Mississippi 
(4) Amp Inc., Harrisburgb, Pennsylvanh 
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Sourcee ( 1) and (2 )  above manufacture a series of multi-aperture 
cores but have not, a s  yet, developed a unit capable of reliable operation 
above 70’C. 
range core systems with an operating temperature range compatible with 
the environment required by the Switch Selector epecificatione. Further 
investigation revealed that Amp Inc., specializes in specific core memory 
Sources (3) and (4), have recently marketed wide temperature 
packaging configurations and actually purchase the basic core6 from RCA. 
Consequently, the effort was concentrated on utilizing the RCA Transfluxor 
Type No. 0154M5. 
Since the Transfluxor i a  a relatively new device, very little technical 
information regarding various application techniques ir available. Therefore, 
it was felt that an extensive breadboard and development effort was necsserary 
to errtsblish optimum winding data, drive current ranges, and required control 
circnitry : 
A supply of basic ceres (unwound) was obtained from RCA. These 
cores are extremely small, (see Figure 2) ,  measuring .096” long by 
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c 
.086" wide with a major aperture diameter of .040" and minor aperture 
diameter of .015". 
quite difficult, particularly the  task of manually winding the various function 
windings within the apertures. 
Obviously, the general handling of there devices was 
The core8 were wound ale followe: 
Major Aperture - Two Winding8 
Winding 1 - Block or Reeet 
Minor Aperture - Two Windings 
Winding 1 - Read-Prime (Sampling) 
winding 2 - output 
The data o h m  in Figure 3 was used to determine the optimum current 
per turn in tho Block or Reeet winding. 
turn. Figure6 4,  5 ,  and 6 ahow the data used to arr ive at the optimum current 
per turn in the Set winding. TU6 i o  seen to be approximately 575 milliamperes 
per turn. Since the Set current is eupplfed from the I. U. m d  is limited to 
Thio is eeen t0 be one ampere per 
1. 
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approximately 3 5  rnilliamparoa, then the number of turne in the set  winding 
must be at least; 
I 575 32 T, = - = 16turns 
Using No. 44 guage wire, 16 turn0 were wound a8 the Set winding. 
number of turne used for Block was simply a matter of the available phyeical 
room left in the major aperture. 
current to Block was then 41 milliamperes. 
The 
This allowed for 24 turns. The necessary 
The selection of the number of turns used on each winding of the 
minor aperture wae b r e d  primarily on the required output e i p l  necessary 
to operate external circuitry, in this case an integrated circuit monostable 
multivibrator. The resulting configuration wae 5 turns on the Read-Prime 
winding, and 10 turne on the Output winding. 
The first core wound, was tested with the circuit shown in Figure 7. 
Momentary switchee were used to apply Block and Set currants to  the major 
aperture windings. The Read-Prime winding was driven at  a 1OKC rate 
BLOCK SET 
5w S W  
1 1 I 
TRANSFLUXOR TEST CIRCUIT 
. 
i 
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with 100 milliamperes peak current. 
providing the following data: 
The results of this test were p o m i s i n g  
I .  
Output Voltage Blocked - 0.15 Volts 
Output Voltage Set - 1. 1 Volt6 
The effect of variation8 in Read-Prima current, which in this caee is 
the continuoue sampling drive derived initially from the system clock, wa8 
investigated. The results showed an es  scntially linear relationehip between 
the magnitude of the drive current and the output voltage. 
rates (reaches maximum output for Set condition) a t  approximately 150 milli- 
amperee providing 1.5  volts output. However, the signal to noise ratio at 
drive currents above 125 milliamperes and below 50 milliamperes becomes 
intolerable. 
The device eatu- 
The ~z=q?!iig drive Circuit ahawn in Figure 7 was modified, for 
more efficient operation, to that shown in Figure 8. Nine additional cores 
were wound a8 described above and breadboarded as the Control Register 
shown in Figure 1. This circuit  is identical to  that discussed i n  the 
t 
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Phase I Campletion Report. Here once again, due to the eisa of the cores, 
the taek of breadbeard fabrication and circuit interconnectiono wae extremely 
time consuming. 
The data obtained frornanchcbthe core6 was not nearly as promieing 
as had been indicated from the initial tests. The baeic problem wao the 
lack af an adequate signal to noise ratio (ratio of output voltage "Set" to 
output voltage ''Blocked") which in one caee W 8 8  as low aa 2 to 1. Further, 
the output voltage under Blocked conditione was dangerouely clore and in 
some cases greater than the rnaJcimurn voltage (260 MV) which may be applied 
to the input terminal of the integrated circuit me-6hot at 125'C Without 
triggering. 
operated unsatisfactorily, assuming that the original windinga were improperly 
applied. 
with new cores. 
cores all of which provided what were considered to be oatisfactory signal- 
to-noioe ratioe. Overall circuit operation at roam temperature wae reliable, 
Several attempts were made to rewind the particular cores which 
These attempts were uneuccaseful, and the devices were replaced 
Ultimately, it was found impoeaible to ebtain 8 lret of ten 
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however indications were  that at elevated tcmgeraturos the "Blocked" output 
signal of some cores would be excessive. 
1 
The breadboard was then placed in an oven and the temperature raised 
slowly towards 125.C. 
the core8 was high enough t o  trigger their respective "one-shots". At 125'C 
only one core was operating eatiefactorily. It became obvioue at this time 
that a new appraach to the deeign of the control regieter should be investigated 
concurrently with a continued effort to improve the performance of the 
T randluxor a. 
At approximately 100°C, the noise level from six of 
A magnetic logic module manufactured by Dl /AN Controle Corp., 
Boston, Ma68aChUSett6, was considered as a replacement for the multi- 
aperture cores. 
of the destructive read-out variety. In addition, ancillary circuitry is pro- 
vided a e  part of the module which when appropriately connected, re-loads 
the core after a read sample has been taken. 
of 20 volts when the cere  is eet and less than 1 volt when reset ,  a very re-  
spectable signal-to-noise ratio. 
This device contains a conventional magnetic memory core 
Thie device provides an output 
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One of these modules, a CTL-lOO-P/N LSQ model wae breadboarded 
in the circuit shown in Figure 9 .  
to transform the voltage output level to a form which would be compatible with 
the operating levels of the integrated circuit elements to be drive. 
waveforms obtained are shown in Figure 10.  
extremely advantageous in that it obviates the iiecessity for the one-shot 
pulse etretcher previously required in conjunction with the Transfluxors. 
Operxtion of this circuit over environmental extremes was excellent and 
offered a much morc reliable approach to the register design. 
problem, namely, the loss of stored information during momentary power 
interruption6 was eolved with the circuit shown in Figure 1 1 .  Operation of 
the overall circuit can be described as follows: 
The transistor interface stage was included 
The pulee 
The width of the output pulse i6 
One remaining 
During normal ,operation, the shift winding of the core is constantly 
driven at the sampling clock rate of 10KC. 
appears when sampled. 
on the following shift pulse. The core is now momentarily reset.  However, 
the output pulse is immediately fed back to the core (through the 1 .’( sec 
If the core is reeat, no output 
When the core is set, an output pulse i 6  provided 
1 
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delay network) instantly restoring it to i ts  set condition. This cycle is 
repcated for each shift pulse applied. It is clear thcn, from the description 
above, that if a set core  is shifted and no output results,  the core docs not 
rcload itself, thus losing its memory. 
power failure accured in the line feeding the magnetic module while shift 
piilses w e r e  still being provided. 
This would indeed be the case if a 
For this reason, it is imperative that 
bot11 the shift pulsc circuitry and the magnctic modules operatc from the same 
power source. Further, if th i s  power source should fail ,  the shift ptilsc must 
be discontinued before the voltage applied to the magnetic module falls below 
its operating range. 
assures this by disabling the shift drive when the power fails beltrw 20 volts. 
The paver fail sensing circuit shown in Figure 11, 
This circuit thcn, followod by the integrated circuit flip-flop can be 
considered a solid state latching relay. 
Tho pul~es applied to  tbe shift winding prsvide 100 milliamperes 
peak current with a duration of 0 . 5  microseconds. 
is increased 80 that it over-rides the feedback signal,  the core will be reset. 
If the width of this puZse 
i 
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This feature is utilized in the reaet control circuitry, a8 follows. The 
reset cornmand, (either manual or end-of-read), i e  applied to the Reeet 
core. The output of this core,  which is approximately 5 microeeconds in 
duratbn is fed to the base of the ohift pulse driver transiator resulting in 
a shift winding drive pulse of sufficient duration to reeat nll coree. 
entire register then can be reset in this manner. 
The 
Due to the exceptionally good results obtained with this deeign, and 
its obvious advantages over the multi-aperture core approach, all efforts 
involving the application ef Trurefluxora were terminated. 
B. STEADY STATE REGISTER 
The steady state register circuitry utilized is identical with that den- 
cribed in the Phase I Completion Report. Fairchild Integrated Circuits 
Type DT// L 946 are empleyed as the sequence gates and flip-flopo required 
to  convert the information stored in the core register to steady state signals. 
The logical operation ef this portion of the system 1s unchanged from previous 
descriptiono. One exception however, the elimination af the one-shot pulse 
I '  * 
'I' 
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stretchers,  should be ngted. As*diacnssed earlier,  theee circuit6 a r e  no 
longer required aince tho  core output pulse is wide enough ts permit i t o  
direct application in the "set-rearet" sequence operating the flip-flops. 
timing diagram describing thie logical sequence is shewn in Figure 12. 
The 
I C .  CONTROL CIRCUITRY 
The Control Section of the system must provide the following functions: 
(1) Arm the Control Register and enable the verify output 
lines upan receipt of the "Stage Select'' Command, 
( 2 )  "Hold" the "Stage Select" Coinmand for the duration of 
the program cycle, 
(3)  Generate the oyetem clock, from which the core sampling 
(ehift pulses), drive and "set-reset' ' pulse sequence muat  
be derived, 
. 
(4) Enable the system outpute upon receipt of the "Read" 
Command, and, 
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(5 )  Reset the entire system at the end of the program cycle 
(end of I'Read"). 
0 
The general Control circuitry design discussed in the Phase I Report 
has been expanded upon and refined as a result of the breadboard tests con- 
ducted. 
The system 'IClock" coneisto of two Fairchild M , L 910 integrated 
circuit elements operating a e  an asymmetrical astable multivibrator. 
/ (  L8 and 
pair for increaeed reliability. 
and power amplified In the rhift pulrse driver (a9 and Q l l )  providing 100 
milliampere 0 . 5  ' 4  sec pulses to all core shift windings in seriee. A 27 
ohm resistor is connected across each shift winding eliminating the pos- 
sibility of an open circuit candition in the event of a winding 'Iopenll failure. 
I L9 shown in Figure 14, are connected as a parallel redundant 
The 10KC pulse train produced is shaped 
The Clock output also feeds the delay circuitry, consisting of Q7, 
Q8 and aseochted RG networks. The output signal at the junction of C12, 
R 5 4  and CR9 ie a negative going pulse which occurs one microrecond after 
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the leading edge of the Clock pulse. Finally, the output of micrologic 
buffer 
sequence controlling all flip-flops operating on Stage Power. 
train is also transformer coupled to micrologic buffer (/ L5 thereby pro- 
viding the delayed clock for all flip-flops operating on I.U. Power. 
(f L6B is the delayed clock pulse train used in the set-reeat timing 
Thie pulse 
The "Stage Select" cfrcuite, must be capable of controlling signals 
on both Stage Power, and I. U. Power. 
reasom; (1) arming of the Control Register i r  accomplished by gating the 
I .U.  Data Set signale, (2) the verify outpute are on I. U. Pewer, and, 
(3 )  gating of the system outputs requires the control of Strge-Pcrwer at the 
"Read" gate. 
available on both Stage and I.U. Power. 
in describing the resulting circuitry. 
dancy) are set on the leading edge of the "Stage Select'' Command. 
output pulses resulting from Q ~ A ,  and QIB, set flip-flop , < (  L l B ,  providing 
an output to be utilized for Stage Power gating. 
Thie is required for  the following 
Consequently, the steady state "Stage Select" data must be 
Reference is made to Figure 14 
Cores 21 and 2 2  (parallel redun- 
The 
The state of flip-flop 
4 1  LIB is transformer coupled to flip-flop //L3B providing the Stage 
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. 
Select dstr to be utilired for I.U. Power gating. (A more detailed dee- 
cription of the transformer coupling techniques used i e  discusred below in 
the section entitled, Verify Circuitry). 
Arming the Cantrol Regieter is accomplished by enabling the Data 
Set Gate (Q6) through which core ret current6 flow. Figure 13 ehowc the 
tt8et'' winding6 of each data core (21 through 2 8 )  being returned to the 
''Data Set" gate through limiting tssiotors R1 through Ra. Since data infor- 
mation is fed simultaneouely to a11 four Switch Selectors in the Saturn Vehicle, 
it is important that m l y  the Switch Selector in the particular "atage ealscted" 
will accept the data. This function ie performed by the circuitry deocribed 
ebwe. 
The Verify outpute are enabled in 8 manner identical to that above. 
Verify Gate (Q5, Figure 14) enables verify eutput tranairtors Q5A thru 
Q8g (Figure 13) when the Stage Select Command i s  received. Both Verify 
Enable and Data Set functiarns a r e  performed (see Figure 14) en I.U. Power 
a a  deecribed previouely. 
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The output of the Stage Select flip-flop ( (.I L l B ,  Figure 14) . 
operating on Stage Power, is applied as one input to the two input "AND" 
gate 'fL2C. The "Read" cores (Z3 and 24, Figure 14) are set on the 
I 
'leading edge af the "Read" Command and thereby control tho etate of 
flip-flop //LZB. The output of this flip-flop provides the eecond input 
to the ''AND'' gate ((L2C thereby controlling the "Read" Gate (Q4.14). 
The system output then, is preerent when both the Stage Select and Read 
flip-flops are set,  satisfying the operational requirements of the eystem. 
The reset core6 ( Z s  and 26 ,  Figure 14) are'set en the trailing edge 
of the "Read" Command, and the output applied to the shift pulse driver 
(all). The broadened shift pulre resulting raoWr all cores. The entire 
system is now reaet and awaito the s t a r t  of the next program cycle. 
D. VERIFY CIRCUITRY 
As was diecussed in the Phoee I Report, the major objective in the 
deeilgn of the verify circuitry wae the transformation of data from the 
Stage Pwver Steady State Register to the I.U. Power verify register. 
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Thir woo accornpliehed by means of the etrsbed traneformer technique 
deecribed in the report. One refinement woe added to the design, an inverter 
stage ('I LZA, 2B, 5A, 5 8 ,  8A, 8B, 11A, 11B, Figure 13) in each eet line 
feeding the strobe pulre to the troneformer drive Batae. The purpoee of thir 
addition is the reduction of the duty cycle required in the drive gates when 
transferring ''one"'. This con be better understeod with the aid of Figure 15. 
It can be seen, that without the inverter stage, heavy current ir  drawn through 
the transformer and drive gates 95% of the time during which the bit is a 
Itone" . 
become6 5%, remlting in a major reductisn in power consumption. No current 
i o  &awn threugh the trmdormer and drive gate when the bit i o  a zero, (thio 
ie seen ts be true with or without the inverter stage), so that the overall 
operating efficiency of thir circuit is high. 
With the additional stage, the duty cycle is effectively inverted and 
The verify register flip-flops control the eight verify uriver rransie- 
tore Q5A through Q ~ B ,  predding the complimented word for verification. 
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E. DECODE LOGIC AND OUTPUT DRIVERS 
With the exception of an operational modification made in the "Zero  
Indicate" output, this portion of the system required no design changes from 
the circuitry shown in the Phase I Report. Figures 16, 17, and 18 show the 
finalized circuitry. 
A "Zero Indicate" output i e  required at all time8 during which the 
centre1 register is reset .  
time during which the control regieter is not ell zeros. 
accomplished by means of an eight input "AND" gate, (CRl7  and CR18 
Figure 14) fad from the compliment eide of the control register. 
Indicate output will occur therefore, only for the specified conditfon. 
Further, thie output must not be praeent at any 
Thie function ie  
A Zero 
F. SIMULATED SYSTEM BREAnBOAItD TESTS 
Since it  was impractical to breadboard the entire Switch Selector, 
both from the standpoint of materiale expenditure and time required, only 
those portions of the system required to prove deaign feasibility were fab- 
ricated. These circuits included the following: 
I 
/’ 
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. 
1 .  Complete Control Logic Section consisting of 
(a) Clock 
(b) Shift Pulse Driver 
(c )  Delayed Clock and Buffer (Stage Power Only) 
(d) Stage Select Circuitry including transformer 
coupling to I.U. Power 
(e)  Read Circuitry 
( f )  Reset Circuitry 
2.  Four Bit Core Regieter 
3 .  Four Bit Steady State Register includhg 
(a} Interface Drivers 
(b) Nand Reset Gates 
( c )  Flip-flop Register 
4. Decode Channels and Output Drivers for Word6 1 1 1 1 ,  and 1010.  
5.  Zero Indicate Output 
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a 
6 .  I. U. Program Simulator 
7. DC-DC Converter 
. 
8 .  All "Dummy" Loads necessary to simulate the exact 
load conditions which would exist in a complete system. 
Figure 19 is a schematic of the breadboard which wae fabricated and 
tested. 
identical to the output circuits shown. 
No verify outputs were included since theee circuits are essentially 
Similarly, transformer coupling cir- 
cuits were not duplicated since a representative circuit was used in the Stage 
Select channel. Two dccode a3d output channols were breadboarded, 
typifying the 112 channcls which will be ultimately used. The "Dummy" 
loads a r e  identified in Figure 19 and include circuits which represent the 
worst case conditions of (a) load currents and (b) redundant circuit failure 
modes . 
The operational performance of the breadboard during the initial 
environmental tests (-55'C to t125'C) waa generally good. Waveforms and 
. 
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timing sequences at key points in the system were constantly monitored 
during these t e s t s .  In some tnetanccs, parameter valuer were changed 
slightly and minor circuit additions made to increase the "margin of 
safety" at the extremes of. tlie operating range. 
followed by a complete environmental test run. 
and the! reasone for each are listed below. 
Each change made was 
Sorne of these changes 
1. Thc addition of diode CR14 and R61 in the Stage Select 
core set line to prevent the negative pulse at the trailing 
edge of the command from resetting the core. 
2, A change in the values of Capacitors C1z and C11 from 
2000 pf and 8000 pf to 560 pf and 2000 pf respectively to 
provide a more stable delayed clock pulse at -55'C.  
3 .  A change in the value of R11 in the reeet core output line 
from 6.8K to 2. OK to increase the reset current drive 
at -55.C. 
I 
---I- 
u 
CI 
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. 
The results of the breadboard evaluation effort in Phase 11 were 
used a s  the basis for the finalized system schematics shown in Figures 13 
through 18. During this task, every effort was made to airnulate full ecale ' 
operating conditions in an attempt to minimize the de-bugging choree which 
invariably accompany thc construction of prototype systems of this com- 
plexity. The clecouplinz networks and RFl filters shown are evidence of 
such measures and liavc been included at this phase of the program,  rathcr 
than later on when their addition m a y  become a major problem. 
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SECTION III 
PACKAGE DESIGN 
A. INTRODUCTION 
The overall package form factor, used a8 a basis for the design 
philosophy generated in thie phase, was prescribed by the Mod I hausing 
and installation specifications. A detailed doscription of the remlting 
package and interconnection deerign is given in the fallowing discussion. 
B. SWITCH SELECTOR ASSEMBLY 
Figure 2 1  shows the entire Switch Selector assembly. The main 
housing, (casting), is similar to  the'Mod I, having identical mounting holes 
and connector interfacee, allowing for complete interchangeability of 
eystems. The housing w i l l  be a machined magnesium casting capable of 
being pressuriaed to 30 perig per MSFC-09-5. The gasket utilized provides 
R.F.I. radiation shielding as well as the pressure eeal required. 
I 
GASKET 
/ 
/i 
I 
/ 
PRINTED CABLE 
INTERCONNECTIONS 7 
t 
r: 
F . J 3 u  
CONTROL BOARD 
CONTROL BOARD 
DIODE DECODE 8z 
DTL DECODE 
0-WT BOARD 
OUTPUT D W E R  
)NO. 1 
NO. 2 
DRIVERS 
MODULE 
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Mounted on the inner wall of the casting, a r e  the DC-DC Converter 
package and two RFI filters. 
contained, encapsulated and shielded package. The internal construction 
coneists of a cordwood module with nickel ribbon welded interconnections. 
The RFI fi l ters (one for  Stage Power and one of I.U. Power) a r e  included 
to prevent conduction of R.F. noise on the incoming power lines. 
The converter unit is a completely self- 
The electronic package is comprised of five printed circuit boards, 
namely, 
(1) Control*Board No. 1 
(2) Control Board No.  2 
(3) Diode Decode and Drive Board 
(4) DT d ! L  Decode Board 
(5) Output Driver Board 
The logic flow of this five board sesembly is arranged BO that all 
connector interfacing from J1 and J4 is routed to the input side of Control 
' I  I 
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Eoard No. 1 and all connector interfacing from J2 and J3 is routed to the 
output side of the Output Dr iver  Board. All board to board wiring is accom- 
plished by means of printed circuit cabling and flows from the top sub-assembly 
to the bottom as shown in Figure 21. 
c .  PRINTED CIRCUIT BOARDS 
In the design of all printed circuit boards, every effort was made to 
adhere to the guide lines established in hlSFC-STD-154. In several caees 
however, the utilization of multi-layer boards was necessary. 
fications governing the design of such boards (because of the relatively new 
Since speci- 
teclsniques used), are not included in WFC-STD-154,  thi6 phaso of the 
packaging design can be considered developmental and wil l  contribute to the 
general investigation of multi-layer board reliability. 
On the board containing the diode decode circuitry, where newly 
developed circuit modules are used (integrated diode array packages), it 
became extremely difficult to maintain a ten mil (. 010'') annular pad around 
the holer accepting the package leads. Thie was due to the proximity of the 
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. 
I leads on the package itself. 
tigated in thie regard but were found to be difficult to apply and resulted 
in what was considered a lese reliable etructural mounting configuration. 
It is expected that close control over the plating procees in theee a reas  will 
provide annular rings of not lees than seven m i l o  (. 007").  
Lead "spreaders" or  "shaperer" were inves- 
In all  other aspects regarding the deeign of the printed circuit boards, 
MSFC-STD- 154 epecificationa are strictly obaieped. 
Control Boards No. 1 and No. 2 surface a rea  and interconnection 
deneity allowed the design of 2-sided printed circuit beards. 
Driver and Array Board, the DT ) /  L Decode Board and the Output Driver 
Board are multi-layer printed wiring boards. 
the DT,(f L Decode board a r e  designed 80 that flat packs can be either 
welded or soldered to the board surface. Recent investigstien indicates 
that welded attachment of flat pack6 offer6 a greater degree of permanence 
and potential reliability than solder connectionrr. 
welding is a repestable, closely controlled method of aeeembly and the 
The Diode 
I 
The two controle beardm and 
Flat pack attachment with 
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limited area (. 020' ')  of current application prevents heat being dissipated 
to the flat pack body during aeeembly. 
w i l l  be doubled welded to the pad. 
For added reliability each flat pack 
A brief description of the salient features of the individual boards 
is included below. All five printed circuit boards are of the same physical 
sioe having dimensions of 5.25" x 9.0" x .090" thick, and have 6 peripheral 
mounting holes. 
steady state power (I.U. and Stage and their respective returne), are routed 
to each board a8 required, directly from the R. F. I. filters, thue eliminating 
a eerie6 power connection. 
They are laminated of glass epexy per MIL-P-13949. All  
D. CONTROL BoA;xn NO. 1 
Thio board contains a l l  word data inputs and verify signals from and 
to the 1.U.  computer. Redundant pins to carry these functions a r e  arranged 
on one aide of the board and are hard wired directly to connectors Si and J4. 
Circuitry on this board includes the Control Register, Steady State Flip-Flop 
Register and Sequence Gates, Verify Register and Verify Drivers, sbown 
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. 
schematically in Figure 13. 
sided construction and will be the upper board in the electronic sub-assembly. 
AJ.1 f l a t  >ack leads will be doubled welded. 
contains the plated thru padded holes which line up with rimilar holes on 
Control Board No. 2 and are interconnected with flexible printed cabling 
As stated previously, this board is of t.00- 
The odge opposite the input pins 
containing redundant conductors and termination pins. 
E. CONTROL BOARD NO, 2 
Inputs and outputs to Control Board No. 2 associated with Control 
Board No. 1 are interconnected as described above through use of flexible 
cabling. This board is of the same construction at3 Control Board No. 1 and 
contains the Stage Select, Read and Reset circuitry, System Clock, Delayed 
Clock and Shift Pulse Driver shown echematically in Figure 14. Control 
Board No. 2 and the Mode Driver urd Array board L r s  interconnected with 
redundant flexible printed circuit cabling. 
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F. DIODE DRIVER AND ARRAY BOARD 
Thie board is of multilayer construction. All circuitry is routed on 
four internal layers which a r e  interconnected by meane of plated threugh 
holes. 
of a power plane which minimize8 IR drops that a single power conductor 
Power and g r a d  a r e  distributed to their required points by means 
would see. 
circuits and the diode decode array. 
Report, Mtiai design layout w a s  attempted utilizing the FSA-1184, eight, 
The diode driver and array board is comprised. of 16 driver 
As described in the Phase I Completion 
common cathode integrated diode ar ray ,  to implement the decode function. 
Subsequent investigation shewed that this function could be implemented 
with a minimum of interconnections, usin8 the FSA-1182, four, common 
anode diode array. 
the DT 
board contains all circuitry shown schematically in Figure 16. 
The diode driver and a r ray  board is interconnected to 
L Decode board with redundant flexible printed circuit cable. This 
Ail transis- 
tors and disdes used in the driver8 and a r r ay  a r e  in redundant pairs for 
added reliability. 
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G. DT t f  L DECODE BOARD 
This board is of multilayer construction and i e  comprised of 7 layers,  
5 of which a r e  internal and used to route the circuitry required for the 226 
(14 lead) flat packs mounted on the external layers. The f l i t  packs contained 
on this board are connected in parallel redundant configuration. All  flat pack 
leads will be doubied welded. Two of the Litter?ls1 layers are copper planes 
f o r  power distribution. The three additional layers are used for routing input, 
output and interconnecting circuitry. The DTAI  L Board is interconnected to 
the output driver wiring board with flexible printed circuit cabling. All cir-  
cuitry mounted on this board is ahawn schematically in Figure 17. 
H. OUTPUT DRIVER W R I N G  BOARD 
This board is of multilayer construction and is comprired of 6 layers. 
It Is used for the mounting of the output modules described below. 
internal layers route all input signals from the DT <i /  L Decode board to  their 
The 
respective drivers and in turn route the output of the driver& to pine on the 
edge of the board. These pins are hard wired to the Jz and J3 connectors. 
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I. DRIVER MODULE 
Thio module is a cordwood nickel ribbon welded aatsernbly encap- 
sulated with Stycast 1090 compound. Its physical dimeneions are 4.0" x 
. 5 O O t t  x ,400" high. A l l  pine for inputs, outputs, power and T/M a r e  located 
on the .!500" x 4.0" side to match holes on the output driver beard which 
carr ies  the circuitry for the module. Figwe 22 depictk the construction of 
the module type to be used. 
J. INTERCONNECTIONS . 
Als mentioned in the discus dons  above, all board-to-board inter - 
connectiane will be accomplished by meane of flexible printed cabling. 
cable choeen for this application is currently being used in the Minuteman and 
Polaris programs. Manufactured by Digital Sensers Inc., under the trade 
name "Flex-Weld Cable", this cable offers a greater degree of reliability 
than the types previouely available. 
The 
Thio increaee Ln reliability is brought 
about by virtue of the technique used in terminating the ribbon conductore a t  
the edge of the aeeambly. This i e  accomplished by welding through the 
_ _  B p' 
ID 
I 
I 0 
I .  
i 
FIGIJ*X3 22; WELDED MODULE CONSTRUCTION 
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insulation to terminating pins and then st rees  relieving the entire ad@ with 
flexible potting to prevent a streee concentration where the change in cross-  
section OCCUIB. 
The use of these printed cables icr shown in the Switch Selector Assembly 
- Figura 21. 
K. THERMAL DESSGN CONSIDERATIONS 
The entire Switch Selector Assembly dissipates a total average power 
of approximately six watts. 
and Stage eupplies. 
supply is dissipated in the dropping resistor as part of the zener diode reg- 
ulator supplying the Verify Register. This resister Le the single source of 
concentrated heat in the system and consequently is heat sinked directly to 
the casting. The resistor ueed i 8  a MIL type RE-65 made specifically for 
This power i e  equally divided between the I. U. 
The major portion of the power drawn from the I. U. 
heat sink mounting, and is situated on the bottom of the casting such that 
heat flaw i s  directly through the mounting surface to the cold plate. 
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The dissipated power drawn from the Stage supply i e  distributed 
throughout the entire electronic sub-assembly. 
i s  the DT / L  Board No. 3 whcre each of 226 flat packs dissipates an average 
of f i v e  milliwatts, totally 1.13 watts. 
over the entire board and allow for maximum thcrmal conduction, the sur- 
face is platcd with a heat sink laycr, the pattern of which i s  designed for 
optimum heat distribution. 
heat sink surface as desired. 
The major source of heat 
In order to evenly distribute this heat 
Each flat pack then is firmly mounted to the 
Duo to the physical distribution and minimal nature of other sources 
of heat in the system, no special thermal design precautions were necessary. 
L. SUMMARY, 
1 '  
I 
1 
I 
The proposed Switch Selector assembly resulting from the package 
design phase is shown in Figure 21. Incorporated in tLis design are several 
technique8 which are considered developmental in the field of high reliability 
micro-electronic packaging. 
boards (b) board surfaces capable of being welded or soldered to, (c) double 
These include, (a) multilayer printed circuit 
I 
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I 
welding of integrated circuit flat-pack leads, (d) flexible printed circuit 
cabling, f c )  welded module construction, and, ( f )  redundancy of circuit 
c omyon cnt s and into r c onne c t ion 3. 
1 
I 
I 
I 
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SECTION IV 
RELIABILITY ANALYSIS 
A. INTRODUCTION 
The reliability snalyeris presented in the Phase I Completion Report is 
reviewed and updated to include the results of the Phase LI effort. 
B . RELIABILlT Y CALCULATIONS 
1. Tabulation of Component Failure Rates 
The following table lists the failure rates utilized in the calculotians 
below. The figures shown a r e  based upon the utilization of high reliability 
compcmente, i .  e. , preferred and  guidance type semiconductors, Fairchild 
FACT semiconductors and integrated sircuite,  and Minuteman discrete com- 
ponents. 
COMPONENT 
Fair child Integrated Circuit 
Fairchild Planar Transietors 
Diode - Diffused Silicon - Unitrode 
Res is tor C omp . 
FAILURE RATE 
.032 x failursa/hour 
.02 x 10-6 
‘.03 x 10-6 
.002 x 10-6 
I - 
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COMPONENT FAILURERATE A 
Capacitor, Solid Tantalum .04 x 10-6 failures/hour 
Inductor K. F. . o r  x 10'6 
Transformer, Pulse . 0 2  H 10-6 
Magnetic Core 
S 01 der Connection 
. 0 1  x 10-6 
.005 x 10-6 
Welded Connection .005 x 10-6 
Connector 
Printed Circuit Board (2-sided) 
.005 x l og6  (per active pin) 
.07 x 10-6 
Printed Circuit Board (multi-layer) .03 x per layer (estimated) 
2 .  Control Register and Interface Drivers ,A 1 
8 Magnetic Core Modules Including: 
8 Magnetic Cores .08 x 
8 Fairchild Transietore .16 x 10-6 
8 Resistors .016 x 10-6 
8 Capacitors . 3 2  x 10-6 
8 Pulse Transformer8 . 1 6  x 10-6 
0.736 x l oo6  
. 
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8 Redundant Interface Drivers including 
transistore, base resistore and inter- 
c omec tion a .20 Y 10-10 
24 Rerimtore 24(. 002 x 10.6) ,048 x loo6 
.24 x log6  
.840 x 10-6 
8 Diodes 8(.  03 x loo6)  
168 Solder Connectione 168(. 005 x loo6)  
TOTAL 1.864 x loo6 
3 .  Steady State Regtrtar and Sequence Gates 7 
6 Intagrated Circuita 6(. 032 x 10-6) 
84 Redundant Weld Connections 
.192 x 10" 
,176 x 
TOTAL /I2 
4. Diode Drivers A 3 
-~ 
Non Redundant h of Driver Circuite 
32 Tranoirtore 32(. 02 x log6) 
48 Reeietors 48(. 002 x l o o 6 )  
.64 x 
.096 x 10-6 
.960 x 10'6 192 Solder Connectione 192(.005 x loo6)  
TOTAL REDUNDANT )\ 3 2.9 x loo1* 
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5. Diode Decode Array ,A! 4 
Non Redundant / A  
Total Redundant A 4 
1.96 x 10-6 
6. DT ;/L Integrated Circuit Decode Logic ' A 5 
Non Redundant :I 8.56 x l o o 6  
Total Redundant ' 5 
7 .  Output Drivers :,') h 
Non Redundant 14 
Total Redundant /' 
8. Control Logic 7 
3.85 x 
-10 73.4 x 10 
8.7 x IOo6 
76 x 10 -10 
3 Redundant Magnetic Core Modules 
and Driver Circuitry 
15 Resistors 
10 Diodes 
7 Capacitors 
5 Integrated Circuits 
.15 x 10-10 
. 0 3  x l o o 6  
. 3  x 10'6 
.28 x 10-6 
.160 x 10-6 
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, 2 Pulse Transformers 
72 Non Redundant Solder Connections 
9 Redundant Transistors, Base Resistors and 
Interconnect ions 
TOTAL / \ 7  
9. DC-DC Converter 7 8 
4 Transistors 4(. 02 x loo6)  
10 Capcitors  IQ(. 6% x i i i - L j  
I Inductor - . 0 1  x l o g 6  
4 Traneformers 4(. 02 x loo6)  
12 Resietors 12 (. 002 x IOm6) 
88 Solder Connections 88( .  005 x 10-6) 
TOTAL 
. 04  x 10-6 
. 036  x 10-6 
.22 x 10-10 
0.846 x 10-6 
.08  x 10-6 
/ 
-49 x iii'y 
.01. x 10'6 
. 0 8  x 10-6 
.024 x 10.6 
.44 x 10-6 
1 . 2 1  x 10-6 
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IO. Printed Circuit Boards i'. 9 
Control Logic Board 1 
Control Logic Board 2 
Diode Decode & Driver Board 
DT L Decode Board 
Output Driver Board 
TOTAL ,)\ 
1 1 1 .  Interconnections ,/' 5\ 10  
Main Connector to Board 1 
20 Redundant Connectiona 
3 Non Redundant Connectione 
Board 1 to Board 2 
27 Redundant Connections 
Board 2 to Board 3 
19 Redundant Connection6 
Board 3 to Board 4 
36 Redundant Connections 
.07 x 10-6 
.07 x 10-6 
.18  x 10-6 
. 2 1  x 10-6 
. 18 x l o o 6  
. 7 1  x 10-6 
Negligible 
.015 x loe6 
Negligible 
Negligible 
Negligible 
1 
I 
I 
1 
I 
1 
1 
I 
I 
1 
1 
I 
I 
1 
I 
1 
I 
I 
I 
t 
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. 
Board 4 to Board 5 
11 7 Nan Redundant Con~~ection.~ 
Board 5 to Main Connector 
11 5 Non Redundant Connection8 
12. Connectors ‘>11 
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.585 x IOo6 
.575 x 10-6 
1.175 10-6 
.08 x 
. 1 5  x 10’6 
TOTAL ./I l l  . 2 3  x 10-6 
The failure rates /’ 1 through 1 1  represent the unrelhbility af those 
components in the system whose normal operation is considered essential for 
mission succesa. 
I 
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I 
The total syetem failure rate ( ' T i s ;  
.,\ T = 6.24 x 10-6 failures /hour 
The system reliability is; 
-6.24 x IOo6 x t RT = e 
wliere t = 100 hours 
RT = 0.99938 
Report Ns. SME-AK-8 
12 March 1965 
Page 43 of 45 
. 
These calculations have assumed a K factor equal to unity for orbital 
time. If the worst case K factor, for a total of all stage burn timer, is used, 
( s ee  Table LI of the Saturn Flight Control Study NAS8-5469, prepared by IBM 
Space Guidance Center, Oewego, New York) the follawing is obtained: 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
1 
I 
I 
I 
I 
1 
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. 
. 
Total Stage Burn Time = 0 .280  hour6 
K = 60 
.'. Rp (Burn Time) = e - AKt 
= e  -6.24 x ( 6 0 ) ( . 2 8 )  
R p  = 0.999868 
Therefore the envirenmsntal K factor effects the system reliability 
RT .99938 x .999868 
and 
c. S U W Y  
The eyrtam reliability ha6 been calculated to be 0.99925 for a 100 hour 
orbital d S S b n .  In the analyrrie above, no conriderationhe been given to the 
increase in reliability obtained by virtue of the Verify function. The compliment 
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redundancy resulting protects against a number of eingle fallurei, in the 
Control Register and Steady State Flip-Flop Regieter, any one of which wae 
considered catastrophic in the analysis given. Further , no criticality 
analysis was performed but rather, all failures were coneidered.100yo 
critical making the end result relatively conservative. 
I 
~I 
I 
I 
I 
I 
I 
I 
I 
I 
I -  
1 
I 
I 
I 
I 
I 
1 
1 
